JK flip-flop is a controlled Bi-stable latch where the clock signal is the control signal. Thus the output has two stable states based on the inputs which is explained using JK flip flop circuit diagram.
