VHDL Photosensitive Synth Machine: This project and its tutorial were completed as part of our CPE 133 final project at Cal Poly San Luis Obispo. Our goal was to create a complete logical game in VHDL using a Nexys 3 FPGA board and an off-board component. Instead of a more convention…